Design Validation Engineer Company: Lattice Semiconductor Location: San Jose, CA Position Type: Full Time Experience: 2 years Education: Masters in EE Exp to incl: Validation & characterization of semiconductor products; Statistical analysis methodologies to evaluate silicon performance to specification